WEBINAR

Sorting out the Confusion of Multicore Processor Virtualization Features

- Presented: January 17, 2012

- View Webinar Powerpoint Slides (PDF): Click to View

- View Webinar Presentation with Q&A: Click to View


 

Overview:

Virtualization is a buzz word that can be applied to a variety of application areas ranging from the data center to the embedded networking infrastructure to the embedded consumer space, and it now also includes the cloud. In general, we can say that the term “Virtualization” is overused. This webinar will explain the charter of the Virtualization Working Group of the “The Multicore Association®”, specifically focusing on sorting out the virtualization issues associated with multicore SoCs.

Our main goal for this webinar is to convince you to actively participate in this working group effort, whether you are a processor vendor, virtualization software vendor, system vendor, or a user of any of these technologies. To further help motivate your involvement, this webinar will share some of the work that we’ve already done to analyze the various hardware virtualization features/profiles required to enable virtualization in different market segments.

 

Presenters:

Rajan Goyal, Cavium. Bryan Chin, Cavium. Surender Kumar, Nokia Siemens Networks.

Rajan Goyal

Rajan Goyal is distinguished engineer at Cavium, Inc. His role is chief architect for Content Processing and Algorithmic Search Technology at Cavium.

Prior to Cavium, he was founder and chief technology officer at Iota Networks, a startup company based out of San Jose, Cailf., developing intellectual property in the field of content processing.

Before that he held technical leader and manager positions at Cisco Systems. He has authored or co-authored various patent applications – five issued and rest pending in the network security, content processing & algorithmic search technology fields.

Mr. Goyal received a bachelor degree in Mechanical Engineering from the Thapar Institute of Engineering and Technology, India and an MS in Computer Science from Stanford University.

 

Bryan Chin

Bryan is a processor architect at Cavium Networks. Bryan’s career spans 25 years in the semiconductor industry.

He has held technical positions at AT&T Bell Labs, Sun Microsystems, MIPS Computer Systems, MicroUnity, QED, PMC-Sierra, and Cavium Networks.

Bryan has had numerous roles in design, microarchitecture, performance evaluation and strategic planning involving the development of high performance processors for embedded processing.

He holds a BSEE from Brown University and an MSEE from Stanford University.

 

 

Surender Kumar

Surender works as a software specialist at Nokia Siemens Networks. He has over 16 years of experience in the networking industry.

He has wide experience in the areas of multicore processors, data plane and protocol software, middleware and virtualization. He currently chairs the Virtualization Workgroup at the Multicore Association®.

He has a masters degree in computer science and engineering.